Due to the modularity, reliability and robustness of the modular multilevel converter (MMC), it is considered as an effective and suitable converter in high voltage direct current (HVDC) applications. However, it also increased the complexity of its modulation strategy because of the capacitor voltage balancing. In this paper, a decimal pulse width modulation (DPWM) is introduced. Then we proposed two improved DPWM (IDPWM) methods which can be almost two-fold increase in the number of voltage levels by modifying the phase difference of triangular carrier between upper and lower arm, and improving the judging criteria of the DPWM method. Also, the capacitor voltage balancing method which is suitable for the IDPWM is given. Performance of the proposed improved DPWM methods and the DPWM method for a MMC unit was evaluated in the MATLAB/SIMULIKN. The simulation results indicated that the improved DPWM methods can achieve a lower harmonic distortion.
INTRODUCTION
Multilevel power converter structure has been introduced to meet the requirement of high/medium voltage application with large power conversion ratings [1] [2] . Different from the two-level converter which is difficult in handling high power and voltage and also needs bulky filters to obtain the satisfactory output voltage, the multilevel converter is advantages in reducing total harmonic distortion [3] [4] . The conventional multilevel power converters contain the neutral point clamped converter, the cascaded H-bridge converter and the flying capacitor converter. As we know, the requirements of voltage level, power quality, reliability and power level in HVDC transmission are high. The conventional multilevel power converters will not satisfy them.
Since the MMC was first presented in [5] , it has been successfully solve these complications. The modularity and scalability of MMC are convenient for its application. In theory, the output voltage of MMC can achieve arbitrary voltage levels. Compared with the conventional multilevel power converters, MMC enables lower harmonics and smaller filters [6] . Additionally, the switching losses of MMC are greatly reduced, and the insulation __________________________ School of Electrical Engineering, Shandong University, Jinan, Shandong Province, China 250061 requirements of the transformers will be lower due to the low dv/dt [7] . Hence, in the high-voltage application fields, MMC is regarded as one of the most suitable and prospective converters [8] . However, the modeling, the modulation and the control of the MMC is in general more challenging than the conventional converters because of its complex topology.
MMC with half bridge sub-modules (SMs) is often applied in HVDC systems, and its modulation strategies have been studied for years and can be divided into two categories, which include the traditional phase-shifted carrier-based modulation and the nearest level modulation (NLM). The first one is commonly used for the cascaded H-bridge converter [9] [10] [11] . It is appropriate for MMC with a few SMs used in lower voltage levels because it will be complex when each arm has many SMs. However, the second one along with its modified methods is appropriate for MMC with plentiful of SMs [12] [13] [14] .
This paper focuses on the decimal pulse width modulation (DPWM) [15] which is a new modulation method for MMC. Two improved DPWM methods are proposed in this paper for reducing the total harmonic distortion. The rest of this paper is organized as follows. Section II describes the basic topology and operation principle of MMC. Section III describes the theory of decimal pulse width modulation (DPWM). Section IV proposed two improved DPWM methods. The study results are depicted and discussed in Section V. Section VI gives a conclusion of this paper.
TOPOLOGY AND OPERATION PRINCIPLE OF MMC
The basic topology of a three phase MMC with half bridges SMs is shown in Figure 1 . It contains N half-bridge submodules (SM) connected in series forming arm, and a phase leg consist of upper and lower arm phase. The arm inductor in each arm is necessary and used to restrict the short-circuit current through the phase-leg.
The half-bridge SM configuration consists of two semiconductor switches (T 1 and T 2 ) and a floating capacitor (C) as shown in Figure 1 . Under normal circumstances, only one of the switches in a SM is turned-on at any instant. The floating capacitor can charge or discharge depending on the current direction of the arm. In other words, the floating capacitor of the SM is charged if the arm current is positive and discharged inversely.
Each submodule has three states, the OFF state (T 1 =0 and T 2 =1), the ON state (T 1 =1 and T 2 =0) and the blocked state. If the submodule is in the ON state, the output voltage of the submodule is the floating capacitor output voltage, i.e., SM
If the submodule is in the OFF state, the output voltage of submodule is zero and the capacitor voltage does not change as there is no current flow through the floating capacitor. When the submodule is in the blocked state, both semiconductor switches are off, and the floating capacitor will charge if the arm current is positive and remain constant otherwise. 
THEORY OF DECIMAL PULSE WIDTH MODULATION
The principle of decimal pulse width modulation (DPWM) is that sampling the modulated wave, and obtains an approximate value of sampling point through controlling the state of submodules after a period of sampling point. The principle of DPWM for MMC is shown in Figure 2 .
The black dot represents the sampling value of modulated value in Figure 2 . At the next sampling interval, the approximate value of the average voltage represented by dashed line is obtained through controlling the state of submodules. As the continuous modulated wave is consisted of integer part and decimal part, but the number of submodules can only be an integer. Therefore, the integer part (which use m represents) and decimal part (which use n represents) of the value of sampling point should be separated. The minimum number (m) and maximum number (m+1) of submodules in the ON state are based on the integer part, and the state switching time of them is based on the decimal part. Thus, the average value of submodules in the ON state is equal to the value of sampling point under a period of time. The flow chart of DPWM is shown in Figure 3 . The triangular carrier used by upper and lower arm in Figure 3 is different, and the phase difference of them is180 .
IMPROVED DPWM METHODS AND CAPACITOR VOLTAGE BALANCING

Improved DPWM Methods
One rule that DPWM should obey is that the total number of the submodules in the ON state in the upper and lower arm is N. Therefore, the output voltage has N+ 1 level when the DPWM is adopted. The more level the output voltage, the lower the total harmonic distortion. If we do not obey this rule and use the voltage drop in arm inductor reasonably, we can obtain the voltage level with 2N+1 level. It will reduce the harmonic content of output voltage. Next, two improved DPWM methods are proposed for obtaining the voltage level with 2N+1 level. 1) The first improved DPWM method: The triangular carrier used by upper and lower arm in DPWM is different, and the phase difference of them is 180°. If we change the phase difference of them into 0, that is, the triangular carrier used by upper and lower arm are the same, then we can obtain the voltage level with 2N+1 level.
2) The second improved DPWM method: The switching state of submodules in DPWM is depending on the comparison between the triangular wave and the decimal part of sampling point. If we adjust the judge criteria properly, we can also obtain the voltage level with 2N+1 level. The flow chart of improved DPWM is shown in Figure 4 . 
CAPACITOR VOLTAGE BALANCING BASED ON SORTING
The voltage across the SMs may not be equal in an arm of a leg since they are continuously charging and discharging. Therefore selecting and combination of SMs will result in imbalance in capacitor voltages. Hence, a sorting algorithm is the best option to balance the continuously varying capacitor voltages of the SMs [16] . The correct possible switching combination of SMs in MMC is determined based on the sorted capacitor voltages. The flow chart of capacitor voltage balancing based on sorting is shown in Figure 5 .
The basic principle of capacitor voltage balancing based on sorting is list as follows. 1) Sorting the SMs based on the capacitor voltage.
2) Judging the state of SMs according to the arm current direction.
3) At the next moment of voltage level change, if the SMs are on charging mode, selecting the lowest module and switching to ON state; otherwise selecting the highest module and switching to ON state. 
SIMULATION RESULTS
The three modulation techniques are simulated on MATLAB/SIMULINK under the simulation parameters shown on Table I . Figure 6 shows the simulation results of the MMC using DPWM method. Figure 7 and Figure 8 show the simulation results of the MMC using the improved DPWM methods. 
CONCLUSION
This paper introduces a decimal pulse width modulation (DPWM) method for MMC. Modifying the phase difference of triangular carrier between upper and lower arm, and improving the judging criteria of the DPWM method can get two improved DPWM methods for increasing the number of voltage levels. It then puts forward to apply these modulation methods combining with capacitor voltage balancing method to the MMC on a simulation made on the MATLAB/SIMULINK and compares the improved DPWM methods with DPWM method to validate the assumed allegation on them. The simulation results show that the validity of the proposed methods over the DPWM method to achieve the desired reducing THD of output voltage, balancing capacitor voltage and increase number of voltage levels.
